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Abstract
The design of a Duty-Cycled PLL (DCPLL) capable of burst mode operation is presented. The
proposed DCPLL is a moderately-accurate low-power high-frequency synthesizer suitable for use in
nodes for Wireless Sensor Networks (WSN) applications. Thanks to a dual loop configuration the PLL’s
total frequency error, once in lock, is less than 0.25% from 300 MHz to 1.2 GHz. It employs a fast
start-up DCO which enables its operation at duty-cycles as low as 10%. Fabricated in a baseline 65-nm
CMOS technology, the DCPLL circuit occupies 0.19x0.15 mm2 and draws 200 µA from a 1.3-V supply
when generating bursts of 1 GHz signal with a 10% duty-cycle.
I. INTRODUCTION
Energy autonomy and form factor are two critical concerns for emerging sensor platforms,
particularly for applications based on Wireless Sensor Networks (WSN) [1]. The limited energy
from power sources such as micro-fabricated batteries or energy scavengers remains one of the
biggest challenges for such systems. Reducing the power consumption of WSN nodes will extend
their lifetime, lower the battery size and, consequently, reduce their volume.
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2As for other radio communication systems, high frequency synthesizers are essential blocks of
WSN nodes. The current state-of-the-art of such synthesizers is illustrated in Fig. 1. Conventional
PLLs are robust to frequency offset and frequency drifts thanks to the fact that they are locked
to a stable reference. Their inaccuracy is then mainly determined by oscillator phase noise and
by other sources of in-band noise. Although PLLs can achieve inaccuracies of a few ppm,
this correspond to stringent phase noise and jitter requirements [2], [3] and leads to relatively
high power consumption. Such PLLs are not suitable for use in WSN nodes. To address this
problem, various architectures with relaxed phase noise and accuracy specifications have been
proposed to reduce power consumption. In [4] and [5], a free-running, but periodically calibrated,
digitally controlled oscillator (DCO) is employed. This approach is extremely low power, but its
inaccuracy is limited to only a few percent due to the large and unpredictable frequency drift
caused by supply voltage and temperature variations.
A node in a WSN typically spends the largest fraction of time in idle mode [6]. The energy
wasted while idling can be significantly reduced by switching-off unused parts of the system.
This suggests the use of Duty-Cycled PLLs (DCPLLs) in WSN nodes, i.e. PLLs which are
operated in burst mode [7]. The output of a DCPLL consists of short bursts of high frequency
signals separated by long idle periods, during which energy is saved. The resulting lower power
dissipation of DCPLLs makes them much more suitable for WSN nodes. Since DCPLLs are
not active continuously, they are prone to frequency offset and so they are less accurate than
conventional PLLs. The inaccuracy of 0.25% targeted in this work is enough to meet the *
requirements of WSN applications [5], [6]. Although DCPLLs dissipate more power than simple
free-running DCOs, they are more accurate and less prone to frequency drift due to their closed-
loop nature. However, they require special architectures to ensure loop stability and fast start-up
circuitry to avoid extra power consumption during the transitions from idle to active periods. Fast
start-up circuitry enables the use of low duty-cycles, which translates into low average power
consumption.
The objective of this work is to present a frequency synthesizer capable of burst operation
while maintaining a frequency error due to offset and to the DCO noise less than 0.25%. The
proposed DCPLL can be operated at low duty-cycle ratios, since it employs a fast start-up DCO,
resulting in a highly energy-efficient synthesizer which enables energy autonomous WSN nodes.
The generated frequency ranges from several hundreds of MHz to more than 1 GHz. Theoretical
March 4, 2010 DRAFT
3analysis and experimental validation of this approach is provided, demonstrating that a frequency
inaccuracy of better than 0.25% can be achieved while maintaining a power consumption of only
few hundreds of µW. The architecture of the DCPLL is presented in section II along with a
stability analysis; circuit description and fast-start up strategies are discussed in section III;
experimental results are shown in section IV and conclusions are drawn in section V.
II. DUTY CYCLED PHASE LOCKED LOOP (DCPLL)
A. DCPLL architecture
In order to enable burst mode operation, an All-Digital PLL is preferred over a conventional
analog PLL based on a phase frequency detector and a charge pump. This is because the DCO’s
digital control word (DCW) as a representation of its frequency can then be stored in a memory,
allowing frequency tracking between two successive bursts.
A simplified block diagram of the proposed DCPLL is shown in Fig. 2. Its main loop consists
of a DCO, a counter, an accumulator (ACC1) and one digital subtractor (S1). A second fine
tuning loop increases the accuracy of the output frequency as explained in the next subsection.
Both loops are controlled in an efficient manner by a finite state machine (FSM). The DCO
consists of a current-controlled ring oscillator and a 16-bit digital-to-analog converter (DAC)
segmented in two banks: one 7-bit bank for coarse frequency acquisition and one 9-bit bank for
fine tuning. The use of two different banks relax the requirements of the DAC, resulting in area
saving and reduced complexity [3].
As shown in the timing diagram of Fig. 3, a reference clock with a frequency REF drives the
FSM, which generates the control signals for the DCO, the counter and the accumulators. The
DCO is periodically turned on and off, while the two loops ensure that its frequency is locked
to REF . After a sleep time of N − 1 reference clock cycles, the DCO is started up and allowed
to run for only one reference clock cycle T = 1
REF
. The DCO drives the counter which is reset
before each burst generation. In doing so, the counter detects the number of DCO rising edges
that occur during the reference clock cycle. The resulting integer is stored in the registers of
the counter and it is compared with the desired frequency control word (FCW ) by the digital
subtractors. The resulting error signals ²coarse and ²fine updates the DCWs stored in the two
accumulators.
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4The DCW update is delayed by one reference cycle T . Since T is large compared to the
counter’s and subtractor’s delays, there is enough time margin for a proper error estimation. This
strategy allows to implement the counter and the digital subtractor as a simple asynchronous
D-FF-based counter and a full-adder based subtractor respectively. This leads to a significant
power saving with respect to synchronous counters and phase frequency detector based on charge
pump. Moreover, thanks to the burst mode operation, the large delay T in the DCW update does
not affect the DCPLL’s dynamics. As will be explained in the next section, a short preset period
is used to speed-up the DCO’s start-up.
B. Coarse Acquisition Main Loop Dynamics
The dynamics of the coarse acquisition main loop can be analyzed considering it as a discrete
time system, where the sampling operation is determined by the rising edge of the reference
clock which causes the burst generation, which appears once every N th clock cycle. In the
following analysis the delays of each block, including the FSM, are ignored. This assumption
is valid if the reference clock periods are larger than the total delay introduced by the digital
gates. The previous condition is well satisfied in the DCPLL implementations since the reference
frequency is several times smaller then the generated high-frequency output signal. The response
can be formulated in terms of the output frequency F0 and the input frequency REF . The output
frequency for the ith burst, F0(i), is given by:
F0(i) = KDCO ·DCW (i) + Foffset =
= KDCO · [DCW (i− 1) + ²coarse(i− 1)] + Foffset =
= F0(i− 1) +KDCO · ²coarse(i− 1) (1)
where KDCO is the DCO gain (MHz/bit), Foffset is the DCO offset and ²coarse(i), defined as *
the ith burst’s frequency error, is given by:
²coarse(i) = FCW − C(i) (2)
C(i) represents the counter’s output, i.e. the integer number of rising clock edges which fall
in one clock reference period T in the ith burst. As shown Fig. 4, integer C(i) can be expressed
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5as the sum of the fractional number of DCO’s period TDCO contained in one reference clock
period T , represented by T
TDCO
, and the quantization error ²q. Thus, C(i) is equal to:
C(i) =
T
TDCO(i)
+ ²q(i) =
=
F0(i)
REF
+ ²q(i) (3)
where ²q(i) ∈ [0, 1).
By combining Eq.(1), Eq.(2) and Eq.(3) the following closed loop finite difference equation
can be derived:
F0(i) = KDCO · FCW + F0(i− 1) ·
[
1−
KDCO
REF
]
−KDCO · ²q(i− 1) (4)
If the coarse DCO gain KDCO is constant and known, it is possible to predict the exact
dynamics of the coarse acquisition loop. However, theoretical considerations on Eq.(4) can be *
drawn easily only under the hypothesis that the quantization error ²q is very small and negligible.
In this case, the system is stable if the pole falls inside the unitary circle. In the general case,
when the term ²q is large, the stability condition is difficult to predict on a theoretical basis. ²q
is, in fact, an implicit function of F0 and Eq.(4) becomes non-linear. In order to find a simple
condition for stability, a numerical approach has been used. Simulation results based on Eq.(4)
are summarized in Fig. 6. It shows the normalized DCPLL’s step response for different values
of KDCO
REF
. For 0 < KDCO
REF
≤ 1 the system is always stable and its step response is overdamped.
The DCPLL settles in one step when KDCO
REF
= 1. A particular behaviour is observed when
1 < KDCO
REF
< 2. In this case, the system is stable only if the programmed DCPLL’s output
frequency F0 is close to one of the possible DCO’s free running frequencies:
|KDCO ·DCW − FCW ·REF | << REF (5)
Under this condition the response is underdamped and it converges asymptotically to the
programmed frequency. However, as shown in Fig. 6 (b), if 1 < KDCO
REF
< 2 and for any DCW
the DCO’s frequency differs from the output frequency F0 by more then REF [see eq. (6)] the
output will oscillate around the target frequency with a large quantization error.
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6|KDCO ·DCW − FCW ·REF | > REF (6)
Finally, the DCPLL is always unstable if KDCO
REF
> 2. In conclusion the DCPLL is uncondi-
tionally stable if the following stability equation is satisfied:
KDCO ≤ REF (7)
When locked, F0(i) = F0(i− 1) = F0 and the integer number of DCO rising edges between
two reference edges is equal to the programmable FCW . The DCO has a duty-cycle of 1/N
and the DCPLL’s output frequency F0 is:
F0 = FCW ·REF +∆Fq,coarse (8)
with ∆Fq,coarse = KDCO · ²q falling in the range [0, REF ).
While the reference clock frequency is known, the parameter KDCO is process technology
dependent and it behaves nonlinearly with respect to the digital control word DCW . This will
cause the dynamics to vary around the design target. As will be explained in section III, current-
controlled delays lines in closed loop can be used to implement a DCO with a fast start-up
time. Fig. 7 shows an example of its output frequency as a function of DCW . The frequency *
can change over a broad range, but it is nonlinear with respect to DCW . As the operating
frequency is reduced, KDCO becomes larger, which cause the frequency quantization error to
increase. This behavior is undesirable because the stability of the loop can be affected at lower
frequency, which in turn constrains the operating frequency range. Thus, the DCO has to be
carefully designed in order to ensure the stability condition of Eq.(7) for each value of DCW ,
especially for low frequencies where KDCO is larger. For a given tuning range the stability *
condition can be ensured by encreasing the resolution of the coarse frequency acquisition bank
in order to reduce the DCO gain KDCO.
C. Fine Tuning Secondary Loop
Conceptually a single loop performing the coarse frequency acquisition is sufficient to reach
the steady state condition. Fig. 8 (a) shows a typical coarse acquisition steady state condition,
where the DCO’s output frequency is closed to the programmed frequency F0 = FCW ·REF .
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7The (FCW + 1)th DCO rising edge may be delayed by ∆tcoarse = ²q · TDCO with respect to
the reference rising edge. This results into an error in the generated frequency which can be as
high as REF .
Significantly better performance can be achieved if, in conjunction with the main loop, which
handles the coarse frequency acquisition, an additional loop is employed for fine frequency
tuning. As depicted in Fig. 8 (b), a small increase ∆ffine of the DCO’s frequency advances all
the DCO’s rising edge by small time steps. The last DCO edge is advanced by a time interval
∆tfine given by:
∆tfine '
∆ffine
REF
TDCO (9)
Before each burst generation, the fine tuning loop increases the DCW by a least significant bit
(LSB) increasing the DCO frequency by a small step ∆ffine until the (FCW +1)th DCO edge
just leads the reference clock edge. At this point, the fine tuning loop increases or decreases the
DCW by 1 LSB depending on whether the (FCW +1)th DCO edge leads or lags the reference
clock edge. Burst by burst, the frequency then varies by ±∆ffine and so the last DCO edge
jumps backward and forward around the reference clock edge. While the main loop controls the
number of rising edges occurred between two successive reference clock edges, the fine tuning
loop decreases the delay between the last DCO rising edge and the reference clock edge. The
total error is reduced and the accuracy is improved (Fig. 8 b)). *
Notice that the coarse and the fine tuning loops adjust only the centre frequency of the bursts.
However, since each burst is generated synchronously every N reference cycles, the DCO initial
phase is locked to the reference phase. Moreover, the last DCO period is also locked to the
reference clock thanks to the bang-bang operation. Thus, the combination of the two loops
together with the duty-cycling operation transforms the system into a Phase Locked Loop.
The quantization error in the frequency generated by the proposed dual loop configuration
is reduced to ∆ffine. This error can be minimized by increasing the DCO’s fine tuning bank
resolution. However, in a low power implementation, the quantization noise is lower than DCO’s
phase noise which is determined by the total power available. In the current design, ∆ffine has
been chosen low enough to make the quantization noise negligible with respect to the phase
noise. When only the thermal noise is considered the DCO relative period jitter σnoise
TDCO
can be *
expressed as function of the SSB phase noise PSD L(f) at frequency offset f and the DCO
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8frequency F0 [8]:
σnoise
TDCO
=
√
L(f)
F0
· f (10)
The uncertainity of the edge (FCW + 1)th due to the phase noise accumulation after FCW *
periods is:
σnoise,FCW+1
TDCO
=
√
L(f) · FCW
F0
· f (11)
The quantization noise is negligible with respect to the phase noise if the following condition *
holds:
∆tfine
TDCO
'
∆ffine
REF
<<
σnoise,FCW+1
TDCO
(12)
By combining Eq. (11) and Eq. (12), it can be concluded that to neglect the error due to the *
quantization noise ∆ffine should satisfy the following the condition:
∆ffine <<
√
L(f) ·REF · f (13)
As said in the previous sub-section, thanks to the delay introduced in the DCW update, the
DCPLL does not require a power hungry bang-bang phase detector but only requires simple logic
circuits implementing a digital subtractor [9]. A modified subtractor has been used in order to
realize the bang-bang operation. Fig. 9 shows the implemented combined transfer characteristic
of the counter and the subtractor for the coarse acquisition and fine tuning loops. In the transfer
characteristic of the coarse acquisition loop the horizontal dead-band has been extended from
the range [0, 1), typical for a conventional subtractor, to the range [−1, 1). This is equivalent to
say that the subtractor produces a null error signal ²coarse when the integer number of the DCO
edges falling into one clock cycle is equal to FCW or to FCW − 1. This avoid changes in the
coarse frequency bank when the DCO’s frequency is closed to the desired frequency. In order to
realize the bang-bang operation in the fine tuning loop, a vertical dead-band is implemented in
its transfer characteristic. This ensures that the fine tuning bank is continuously modified in order
to change the DCO’s frequency by small steps around the programmed frequency in a bang-bang
fashion. Finally, the fine tuning dynamics are adjusted based on whether the system is in the
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9acquisition or in the steady-state tracking mode. In doing so, both a faster PLL settling time
and an accurate frequency output can be achieved. By means of the bandwidth control block,
the gain in the fine loop can be modified to achieve an adaptive bandwidth. Fig. 19 shows the
simulated settling of the coarse and fine tuning values during the frequency acquisition. Initially
only the coarse tuning is operative. When the coarse acquisition loop produces a null error
²coarse the secondary fine tuning loop is activated and the gain is automatically reduced until
the ’bang-bang’ steady state condition is reached. If the fine tuning accumulator overflows, the
coarse acquisition bank is modified by one LSB. To ensure the functionality, the fine tuning range
is larger than 2 coarse LSBs, realizing a segmented but overlapping DCO transfer characteristic.
III. DCO
The proposed DCPLL can work only with a fast start-up DCO whose output frequency
can settle well within a short reference clock period T . Ring oscillators start up faster than
LC oscillators, which require approximately Q periods to reach steady-state, where Q is the
quality factor of the LC tank [10]. Additionally, if phase noise is not the main requirement,
ring oscillators require less power than LC oscillators [5]. Finally, since the DCO will be turned
off for a significant fraction of time, its static power consumption in idle mode should be very
low. These considerations motivate the use of the ring oscillator shown in Fig. 10. It consists
of four delay stages in a closed loop and an R/2R ladder current DAC. Each delay stage uses a
pseudo-differential architecture. The frequency is controlled by the complementary voltages Vp
and Vn at the gates of PMOS M1−M4 and NMOS M5−M8 which are stored on the two large
gate capacitors Cp and Cn. The fast start-up behaviour of the DCO is achieved by adopting a *
preset phase implemented by means of the switches s5 − s8, which precedes the start-up moment
controlled by the switches s5 − s8. Fig. 10 illustrates the time diagram of the switches s1 − s8.
During the idle state, the switches s1 and s2 are connected to V dd and ground, respectively, while
the final stage of the delay line is disconnected from the first stage by means of the switches s3
and s4. Therefore, the oscillator’s power consumption is only determined by the leakage currents
of the inverters. Opening s1 and s2 and closing s3 and s4 synchronously, configures the delay *
line as an oscillator whose output frequency depends on the control voltages Vp and Vn. Most of
its power dissipation is due to switching events (i.e. is proportional to CV2). To synthesize the
desired frequency, the per-stage delay is tuned to 1/8 of the desired RF cycle period by means
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of the DAC current source IDAC which sets the two voltages Vp and Vn. The DCO start-up delay
must be negligible with respect to the reference period. This requires that Cp and Cn are large
capacitors and that the currents through the diodes M9 and M11 are large enough to set the
voltages in a short time. To achieve this while maintaining a low power consumption, a preset
phase precedes the DCO’s actual start-up. During the preset phase, which begins one reference
clock before the DCO is started (Fig. 10), the DAC is switched ON to read the information *
stored in the DCPLL accumulators and, after half reference period, the switches s5 − s8 are
closed allowing the generated current IDAC to set the voltage Vp and Vn. So when the DCO is
started, all voltages are already preset to their correct values, thus mitigating output frequency
variations. The DCO is kept running for one reference cycle and, then, shut down by means of
the switches s1 − s4 which configure the DCO again as an open-loop delay line. After a small *
delay the switches s5 − s8 are opened to preserve the charge in the capacitors Cp and Cn and
the DAC is turned off to save power. The different control phases are generated by means of a
non-overlapping clock generator. *
In order to decrease the Ron resistance of the switches s3 and s4 in the signal path, a
transmission gate topology has been chosen (Fig. 10). The simulated Ron is 270 Ohm, which *
together with the node capacitance introduces a delay of 34 ps, which is negligible with respect
to the minimum DCO period. *
The simplified circuit schematic of the R/2R current DAC is represented in Fig. 11 (a). It
consists of two different R/2R ladders implementing the coarse and the fine banks, connected to
the PMOS transistor M1 and an opamp. The opamp, consisting of a differential pair, connects
both the ladders in feedback in order to improve the linearity of the drain current IDAC of M1.
A scaled copy of IDAC is delivered to the ring oscillator by means of transistor M2. In order to
save power during the idle state, the enable switches are open and M1 goes to the cut-off region
due to the large load resistance. Therefore, the DAC power consumption is only determined by
the opamp current. However, thanks to the low output capacitance at node A the required current
to ensure the close loop stability is also low. Rcomp and Ccomp are used for Miller compensation
of the feedback loop comprising M1 and the opamp.
Fig. 11 (b), shows the current DAC equivalent circuit. The two R/2R ladders can be represented *
as the parallel of 2 digitally tunable voltage source Vcoarse and Vfine in series with a fixed coarse
and fine resistances Rc and Rf . The voltage at the node A is fixed to the reference voltage Vref
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by the feedback. By inspection of the equivalent circuit is simple to derive IDAC as sum of
coarse and fine currents IDAC,coarse and IDAC,fine:
IDAC = IDAC,coarse + IDAC,fine (14)
=
Vref − Vcoarse
Rc
+
Vref − Vfine
Rf
(15)
*
To ensure a proper functionality, the maximum equivalent voltages Vcoarse and Vfine should
be lower than Vref . To ensure this, additional R/2R elements, always connected to ground, limit
the range of Vcoarse and Vfine to Vdd/2. The adopted circuit topology allows to increase the
resolution of the DAC while maintaining fixed the tuning range by adding extra R/2R elements.
Montecarlo simulations showed that 7 bits are enough to ensure the stability condition of Eq.(7)
for all the coarse DCWs over the full frequency range. Rfine is chosen to set the fine tuning
range larger than 2 coarse LSBs. Finally, the area of the resistors is chosen large enough to
ensure the monotonicity of the DAC.
The proposed DCO’s architecture allows, in principle, a fractional multiplication of the refer-
ence thanks to the availability of multi-phase outputs. Fig. 12 shows the signals Va and Vb at the
node a) and b) with reference of Fig. 10, in the steady state condition and in the particular case
when the node b) is used as output. Since node a) is connected to the switches s2 and s4, Va
switches from ground to Vdd with negligible delay with respect to the start-up reference rising
edge. Since node b) is fed back to the counter in the DCPLL loop, its (FCW +1)th rising edge
is aligned with the reference rising edge generating the switch-off signal. Since Va and Vb are
normally delayed by TDCO
4
, there are (FCW +0.25) DCO periods TDCO in one reference period
T and the nominal output frequency is given by:
F0 = (FCW + 0.25) ·REF (16) *
When required, the reference frequency multiplication factor can be also be changed by steps
of 0.25 by selecting one of the four possible quadrature outputs to feedback to the counter with
respect to the position of switches s1 − s4. In principle, the adoption of a 4 differential stage *
DCO allows the generation of 8 different phases and, thus, the operation at 1
8
fractional-N. In this
design, however, the multiplication factor is fixed because no additional resolution is required.
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To test the fractional multiplication of the reference, node b) has been chosen as output resulting *
into a multiplication factor of (FCW + 0.25). The proposed DCO can cover frequencies ranging
from 300Mhz up to 1.2GHz. The maximum DCO frequency is limited by the interconnections
parasitic capacitances which is comparable with the input capacitance of the delay stages, since
they are implemented with minimum size devices to enable low power operation. The maximum
DCO frequency can be increased either by burning more power, scaling up the devices size, or
by employing a 2 differential stage DCO. However, the last one translates into a lower DCPLL
resolution.
IV. EXPERIMENTAL RESULTS
The oscillator has been realized in a baseline TSMC 65-nm CMOS process. The circuit
measures 0.03 mm2. Most of the area is occupied by the R/2R network and by the two digital
loops (Fig. 13). As shown in Fig. 14, the DCPLL’s output consists of a train of approximately
1 GHz bursts with 50 ns duration and with a 10% duty-cycle (N=10). The delay between the *
reference clock and the generated burst is 1.2 ns, which corresponds to a 8.65◦ constant phase
error with respect to the reference.
The output frequency can be programmed from 300 MHz to 1.2 GHz according to Eq. (16),
while being driven by a 20 MHz reference clock.
When generating 1 GHz, the total current consumption at 1.3-V supply voltage is 200 µA
(100 µA for the DCO; 60 µA for the current DAC; 40 µA for the counter and PLL logic). The
PLL’s initial settling transient is shown in Fig. 15. Each point represents the average frequency
within each burst and it has been measured by using a 20 GHz digital sampling scope. After the
acquisition of each burst, the DCO periods have been computed by first interpolating the sampled
waveform linearly and then estimating the zero-crossing time. The instantaneous frequency is
computed as the reciprocal of the DCO period, while the average frequency within each burst
is estimated by averaging the instantaneous frequency. As shown in Fig. 15, after 15 bursts, or
equivalently, after 7.5 µs, the output frequency settles to the programmed frequency of 1.005
GHz with an error less than 0.25%. In the case shown, the DCO’s initial frequency was set
to about 300 MHz by loading an estimated DCW into the accumulator while the programmed
FCW was 50. After the PLL’s first settling transient, the correct DCW will be stored in the two
accumulators and only needs to be slightly adjusted to compensate for temperature and voltage
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variations. Fig. 16 shows the frequency for 1000 consecutive bursts for the case FCW=50. Each
point represents the average frequency within each burst, while the two bold lines represent the
standard deviation. The average frequency has an offset with respect to the nominal frequency of
about 1.5 MHz or equivalently 0.15%. This is due to a systematic difference between the delay
from the reference clock to the start-up signal and from the reference clock to the switch-off
signal. The DCO ON time is longer than one reference period and its frequency is then lower. *
In fact, the number of DCO periods, which occurs during the DCO ON time is fixed to FCW by
*the dual loop architecture. Consequently, if the DCO ON time is longer, the average DCO period
will be also longer and, thus, the DCO frequency is lower. The measured systematic offset for
all the frequencies is less of 0.2% and it is reported in Fig. 17. If a systematic error affects the
reference period the relative error on the time the DCO is active is constant and independent
of FCW . Consequently, also the relative error on the output frequency F0 would be constant
and this in fact is observed in the measurements in Fig. 17. Fig. 18 (a) shows the distribution *
of the generated frequency for 1000 consecutive bursts in the case FCW = 50. The absence
of the systematic ”bang-bang” frequency jumps confirms that the error due to the DCO’s phase
noise is greater than the quantization error. Fig. 18 (b) shows the zero-crossing point distribution
of the 50th rising edge. After 49 DCO periods, the accumulated jitter for the edge is 30 ps
(rms) giving a time uncertainty of 0.06% with respect to the reference. This translates into a
frequency error due to the noise of 0.06% observed in Fig. 18 (a). The DCO period jitter is *
30ps√
49
= 4.28 ps which corresponds to a thermal free running phase noise of -77dBc/Hz at 1 MHz
offset (Eq. (10)).1According to (Eq. (13)) the frequency step of the fine tuning bank ∆ffine is
less than 140 KHz.
The frequency accuracy of a DCPLL is determined by the total contribution of the offset
and of the DCO’s phase noise. While the first can be calibrated, the latter can be reduced only
increasing the power consumption.
It can be seen that the fine tuning loop significantly improves the achieved accuracy; an error
of 20 MHz (2%) would be obtained with only the main loop. The standard deviation of the
frequency error represents an important parameter for burst-mode frequency synthesizer since it
1This value is more reliable than the one reported in [7] of -73dBc/Hz@1MHz since it is computed on the basis of 1000
bursts
March 4, 2010 DRAFT
14
replaces the closed-loop PLL phase noise. As shown in the spectrum of Fig. 20 the DCPLL output
signal is modulated and it is not possible to derive phase noise informations. To characterize
the DCO’s performance, its instantaneous frequency during a burst has been measured and is
reported in Fig. 21 together with the interpolated frequency (2 samples averaging) and the average
frequency over a burst period. The DCO starts approximately at the correct frequency and takes
a few DCO periods to settle. The DCPLL is not sensitive to this systematic variations but it
tries to tune the average frequency showed as dashed line. However, the deviation from the fixed
frequency is kept within few percent thanks to the preset strategy. Table in Fig. 22 summarizes *
the DCPLL performaces and shows a comparison with a few previously published frequency
synthesizers. Traditional PLLs achieve better accuracy (limited by the in-band phase noise) but
with higher power consumption. Free running DCOs consume less power but they are prone to
large frequency drift. In DCPLLs power is traded for accuracy.
V. CONCLUSIONS
Duty-cycled PLLs can be used as high frequency synthesizers in WSN nodes, thanks to their
moderate accuracy and low power demand. A simplified theoretical analysis has been carried out
showing the stability conditions for such systems. By employing a fast start-up DCO the PLL can
operate with a low duty-cycle factor, resulting in an high energy-efficient synthesizer. Fabricated
in a 65-nm CMOS process the DCPLL shows a total frequency multiplication inaccuracy, less
than 0.25% including frequency offset and error due to the noise (1σ). After the offset calibration
the achieved accuracy is limited by the DCO’s jitter and, hence, by the total power budget
available. It consumes less than 200 µA when it generates 1 GHz output frequency with 10%
duty-cycled. As shown in Fig. 1 DCPLLs are good candidates to generate a high frequency in
nodes for WSN applications.
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Fig. 20. Measured Output Spectrum
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Fig. 22. DCPLL performance and comparison with previous work.
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